6 thoughts to “VHDL Tutorial: Design of Finite State Machine”

  1. In the case s2 when the input is 0, shouldn't the next state next_s be assigned s2 instead of s0 since this is a case of overlapping.

Leave a Reply

Your email address will not be published. Required fields are marked *